In this work, we report on the electronic properties of solution-gated field effect transistors (SGFETs) fabricated using large-area graphene. Devices prepared both with epitaxially grown graphene on SiC as well as with chemical vapor deposition grown graphene on Cu exhibit high transconductances, which are a consequence of the high mobility of charge carriers in graphene and the large capacitance at the graphene/water interface. The performance of graphene SGFETs, in terms of gate sensitivity, is compared to other SGFET technologies and found to be clearly superior, confirming the potential of graphene SGFETs for sensing applications in electrolytic environments.
However, the implementation of transistor-based sensor concepts offers several advantages, such as intrinsic signal amplification and facile integration with microelectronic circuits. For the particular case of graphene solution-gated field effect transistors (SGFETs), the high mobilities reported for electrons and holes suggest devices with large transconductances and, thus, high sensitivities.
In addition to the detection of electrolyte properties, such as pH or ionic strength, 3 graphene SGFETs are suitable for the investigation of more complex systems and phenomena, including the electrical activity of living cells. 4 Recently, graphene SGFETs have been realized using exfoliated graphene flakes 5 and epitaxially grown graphene on SiC. 3, 6, 7 For biological applications, arrays of µm-sized transistors are advantageous, e.g. for the investigation of cellular communication in neural networks. In this respect, large-scale graphene sheets grown by thermal decomposition of SiC 8 or by chemical vapor deposition (CVD) 9 are of special interest. In this work, we demonstrate the fabrication of arrays of SGFETs using epitaxial graphene as well as CVD graphene. In comparison to devices based on competing material systems, such as Si, diamond, or AlGaN/GaN, graphene SGFETs exhibit superior transconductances, which as we show arises from the combined contribution of the high carrier mobilities in graphene and the large capacitance of the graphene/electrolyte interface. CVD graphene was grown on copper foil at 1000
• C in a CH 4 /H 2 /Ar atmosphere, as reported previously.
9 Following growth, standard methods for selective Cu etching and material transfer 10 were used to place graphene onto insulating oxygen-terminated single-crystalline diamond, which was pre-patterned with Ti/Au metal contacts. The active areas of the graphene transistors, with gate widths of 40 µm and lengths of either 16 µm or 26 µm, were defined by UV-photolithography and oxygen plasma etching. Finally, the samples were annealed in vacuum at 500
• C to remove residual contamination. SGFETs were also prepared from epitaxial graphene on the Si-face of SiC by thermal decomposition at 1600
• C under argon atmosphere.
11 For these devices, the electrical leads were fabricated by local plasma oxidation of the graphene and evaporation of Ti/Au. For both CVD and SiC graphene devices, the metal contacts and leads were insulated from the electrolyte by a chemically stable photoresist (SU8). The partial overlap of the SU8 layer with the graphene in the transistor active area (3 µm on both the drain and source region) resulted in devices with effective gate lengths of 10 µm and 20 µm. The experiments were performed in a 10 mM sodium phosphate-buffered electrolyte adjusted to a total ionic strength of 50 mM by adding NaCl. The transistors were biased in a two-electrode setup using a Ag/AgCl-wire as the reference electrode (see Fig. 1(a) ). Drain-source and gate-source biases were applied using two source meters. Fig. 2(a) shows the experimental results of the drainsource current I DS as function of the gate voltage U GS at a drain-source voltage U DS of 100 mV. The current modulation shown in Fig. 2(a) results from the gate-induced shift of the Fermi level ( Fig. 1(b) ) which controls the density and type of charge carriers. The current minimum, which corresponds to the Dirac point U D , is observed at U GS = +430 mV for CVD graphene and U GS = -250 mV for SiC graphene. The different gate potentials of the Dirac point can be explained by substrate-induced doping. The Fermi level of ungated graphene can be estimated considering the intrinsic work function of undoped graphene (4.6 ± 0.1 eV 12 ), the potential of the Ag/AgCl reference of 4.7 eV below the vacuum level, and the Dirac point. Fig.  2(a) shows that the SiC graphene is n-type doped in good agreement with previous results, 11 with E F − E D ≈ 100 meV. On the other hand, a p-type doping, with E F − E D ≈ −500 meV, is obtained for the CVD-grown graphene. A similar E F position has been observed for SiO 2 and is attributed to the doping effect of a water layer underneath the graphene.
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For both the electron (U GS > U D ) and the hole regime (U GS < U D ), a deviation from a I DS − U GS linear dependence can be observed for |U GS − U D | > 300 mV. However, the observed behavior is not symmetric for electrons and holes. For SGFET devices on CVD graphene, the slope of the I DS − U GS curve is clearly higher for U GS > U D , whereas on SiC graphene devices the opposite effect is observed. Fig. 2(b) shows the transconductance g m of the CVD graphene SGFET in Fig. 2(a) 
The flattening of the current response to gate voltage observed away from the Dirac point is a consequence of the access regions. As shown in Fig. 1(a) , the graphene conductivity in the region covered with SU8 cannot be controlled by the electrolytic gate. These regions will be referred to as access regions, and can be modeled by a gate independent access resistance R AR , which is extracted by comparing transistors with different effective channel lengths but identical access regions. By removing R AR from the total resistance of the device, the "internal" conductivity of the transistor can be calculated (solid lines in Fig. 2(a) ). The reduced current response is still present in the CVD G-SGFET for U GS > U D , and in the SiC G-SGFET for U GS < U D , suggesting a difference in electron and hole transport for both types of devices. This asymmetry can be explained by considering the contribution of the fixed Fermi level in the graphene below the SU8. Depending on the carrier type in the open channel, a p-n junction can form at the boundary with the access region, resulting in an additional resistance due to restricted carrier injection. Based on the discussion of the substrate-induced doping, the ungated regions of the graphene transistors under the SU8 layer are expected to be p-type and n-type doped for the CVD and SiC graphene, respectively. Therefore, in the case of CVD graphene, a restriction of the electron conduction is expected when the graphene channel is biased in the n-type regime (U GS > U D ). For SiC graphene, on the other hand, the access regions are expected to be n-type, leading to the observed restricted hole conduction for U GS < U D . A similar asymmetry in the conductivity was previously observed and attributed to the doping effect of metal contacts on the underlying graphene.
14 In our case, however, the local doping effect is expected to be mostly caused by the access regions. The high transconductance of graphene SGFETs, calculated from the data in Fig. 2(a) , can be explained by the combined effects of two notable properties of graphene. The interfacial capacitance of the graphene/water system has been reported to be as high as several µF·cm −2 . 6 In addition, the charge carrier mobilities observed in graphene are very high, even for large-scale graphene sheets. 9 Both the interfacial capacitance and the mobility enter linearly into the transistor transconductance. For the interfacial capacitance of the graphene/water interface, the contributions of the quantum capacitance C Q of graphene and the double layer capacitance C dl have to be considered. Recently, we have modeled the graphene/water interface using an extended Poisson-Boltzmann (ePB) model which considers the microscopic structure of interfacial water. Fig. 3(a) shows how the total interfacial capacitance C eP B derived from the ePB model can be described by the series combination of C Q and a C dl of about 3 µF/cm 2 . Using this model for the interfacial capacitance, the field effect mobility of charge carriers µ F E in the device can be obtained after correction for the access resistance. Fig. 3(b) shows µ F E calculated from the I DS − U GS curves of the graphene SGFETs in Fig.  2(a) . For the CVD G-SGFETs, hole mobilities greater than 1700 cm 2 /V·s are observed at the point of maximum transconductance. In the n-type region, however, the calculated mobilities are significantly lower. For the case of epitaxial graphene on SiC, electron mobilities are larger than hole mobilities.
The lower carrier mobilities for the SiC G-SGFETs compared to the CVD G-SGFETs is consistent with previous publications 9,11 , and is attributed to the strong electronic coupling between graphene and the underlying SiC. Fig. 3(b) reveals that carriers in the open channel with an opposite charge to those in the access regions show a lower mobility. That is, in the presence of the p-n junctions induced by the access regions, µ F E is reduced for both CVD and SiC graphene, suggesting that the calculated µ F E for carriers in the low mobility regimes (electrons in CVD graphene, holes in SiC graphene) may require correction by considering the effect of the p-n junction. We further compare the graphene transistors to SGFETs based on silicon, diamond, and AlGaN/GaN heterostructures. The nitride-based devices were fabricated from GaN/AlGaN/GaN heterostructures.
15 Diamond SGFETs were prepared using the surface conductivity of hydrogenated single crystalline diamond.
16 Fig. 2 (c) shows a comparison of the normalized transconductance |g m /U DS | for all the studied SGFETs. The maximum transconductance of the CVD graphene devices is about 20 times higher than for silicon. The superior performance of G-SGFETs can be explained by the combined effect of the mobility and the interfacial capacitance, as summarized in Table I . AlGaN/GaN transistors, with mobilities similar to graphene, have a significantly lower interfacial capacitance due to the dielectric between the 2D electron gas and the electrolyte. 15 The interfacial capacitance of the diamond devices is comparable to the graphene transistors, however, the observed hole mobilities are considerably lower. In the case of silicon SGFETs, 17 the relatively low values of capacitance and mobility result in the lowest transconductance.
In summary, solution-gated field effect transistors have been fabricated from large-scale graphene grown by CVD and by thermal decomposition of SiC. The transconductive sensitivity of the CVD graphene SGFETs is found to exceed 4 mS/V, almost one order of magnitude higher than for SGFETs based on other material systems, and results from the high interfacial capacitance and the large carrier mobilities in graphene. Recent progress in the growth of graphene with high carrier mobilities, together with improved device design which minimizes the access resistance, is expected to further increase the substantial advantages of graphene for sensing applications. We thank A. Offenhäusser for the Si-based SGFETs and J. Howgate for the GaN-based SGFETS. This work is funded by the German Research Foundation (DFG) in the framework of the Priority Program 1459 "Graphene", the Bavarian Graduate School CompInt, the TUM Institute for Advanced Study (TUM-IAS), and the Nanosystems Initiative Munich (NIM).
